Publications

(2024).
Combined Threshold Implementation. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2024).
INDIANA - Verifying (Random) Probing Security through Indistinguishability Analysis. Cryptology ePrint Archive, Paper 2024/833.

PDF Cite

(2024).
Formal Definition and Verification for Combined Random Fault and Random Probing Security. Cryptology ePrint Archive, Paper 2024/757.

PDF Cite

(2024).
HADES: Automated Hardware Design Exploration for Cryptographic Primitives. Cryptology ePrint Archive, Paper 2024/130.

PDF Cite

(2023).
Risky Translations: Securing TLBs against Timing Side Channels. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2023).
Revisiting Fault Adversary Models - Hardware Faults in Theory and Practice. IEEE Transactions on Computers (TC).

PDF Cite DOI

(2023).
Recommendation for a Holistic Secure Embedded ISA Extension. Applied Cryptography and Network Security (ACNS).

PDF Cite DOI

(2023).
EasiMask - Towards Efficient, Automated, and Secure Implementation of Masking in Hardware. Design, Automation & Test in Europe Conference & Exhibition (DATE).

Cite DOI

(2023).
Combined Private Circuits -- Combined Security Refurbished. ACM Conference on Computer and Communications Security (CCS).

PDF Cite DOI

(2023).
Challenges and Opportunities of Security-Aware EDA. ACM Transactions on Embedded Computing Systems.

Cite DOI

(2022).
VERICA - Verification of Combined Attacks Automated formal verification of security against simultaneous information leakage and tampering. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2022).
Transitional Leakage in Theory and Practice Unveiling Security Flaws in Masked Circuits. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2022).
Randomness Optimization for Gadget Compositions in Higher-Order Masking. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2022).
Generic Hardware Private Circuits Towards Automated Generation of Composable Secure Gadgets. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2022).
CINI MINIS: Domain Isolation for Fault and Combined Security. ACM Conference on Computer and Communications Security (CCS).

PDF Cite DOI

(2022).
Automated Generation of Masked Hardware. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2021).
FIVER - Robust Verification of Countermeasures against Fault Injections. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2021).
A Hard Crystal - Implementing Dilithium on Reconfigurable Hardware. Smart Card Research and Advanced Applications (CARDIS).

PDF Cite DOI

(2020).
SKINNY-AEAD and SKINNY-Hash. IACR Transactions on Symmetric Cryptology (ToSC).

PDF Cite DOI

(2020).
SILVER - Statistical Independence and Leakage Verification. Advances in Cryptology (ASIACRYPT).

PDF Cite DOI

(2020).
Low-Latency Hardware Masking with Application to AES. IACR Transactions Cryptographic Hardware Embedded Systems (TCHES).

PDF Cite DOI

(2020).
Concurrent error detection revisited: hardware protection against fault and side-channel attacks. International Conference on Availability, Reliability and Security (ARES).

Cite DOI

(2018).
Threshold Implementation in Software - Case Study of PRESENT. Constructive Side-Channel Analysis and Secure Design (COSADE).

Cite DOI

(2018).
Protecting Triple-DES Against DPA - A Practical Application of Domain-Oriented Masking. Constructive Side-Channel Analysis and Secure Design (COSADE).

Cite DOI

(2018).
Exploring RFC 7748 for Hardware Implementation: Curve25519 and Curve448 with Side-Channel Protection. Journal Hardware and System Security (HASS).

Cite DOI

(2017).
Hiding Higher-Order Side-Channel Leakage - Randomizing Cryptographic Implementations in Reconfigurable Hardware. The Cryptographers’ Track at the RSA Conference (CT-RSA).

Cite DOI

(2017).
Bit-Sliding: A Generic Technique for Bit-Serial Implementations of SPN-based Primitives - Applications to AES, PRESENT and SKINNY. Cryptographic Hardware and Embedded Systems (CHES).

Cite DOI

(2016).
White-Box Cryptography in the Gray Box - - A Hardware Implementation and its Side Channels -. Fast Software Encryption (FSE).

Cite DOI

(2016).
The SKINNY Family of Block Ciphers and Its Low-Latency Variant MANTIS. International Cryptology Conference (CRYPTO).

Cite DOI

(2016).
A grain in the silicon: SCA-protected AES in less than 30 slices. IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP).

Cite DOI

(2015).
Side-Channel Protection by Randomizing Look-Up Tables on Reconfigurable Hardware - Pitfalls of Memory Primitives. Constructive Side-Channel Analysis and Secure Design (COSADE).

Cite DOI

(2015).
Implementing Curve25519 for Side-Channel-Protected Elliptic Curve Cryptography. ACM Transactions on Reconfigurable Technology and Systems (TRETS).

Cite DOI

(2015).
Affine Equivalence and Its Application to Tightening Threshold Implementations. Selected Areas in Cryptography (SAC).

Cite DOI

(2015).
Achieving side-channel protection with dynamic logic reconfiguration on modern FPGAs. IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

Cite DOI

(2014).
THOR - The hardware onion router. International Conference on Field Programmable Logic and Applications (FPL).

Cite DOI

(2014).
Efficient Elliptic-Curve Cryptography Using Curve25519 on Reconfigurable Devices. Reconfigurable Computing: Architectures, Tools, and Applications (ARC).

Cite DOI